JEDEC JESD82-15-2005
Standard for Definition of CUA878 PLL Clock Driver for Registered DDR2 DIMM Applications

Standard No.
JEDEC JESD82-15-2005
Release Date
2005
Published By
(U.S.) Joint Electron Device Engineering Council Soild State Technology Association
Scope
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA878 PLL clock device for registered DDR2 DIMM applications.
Standard for Definition of CUA878 PLL Clock Driver for Registered DDR2 DIMM Applications



Copyright ©2024 All Rights Reserved